THAHIFA FATHIMA A

+91 9500974615 thahifaf1116@gmail.com Erode, Tamilnadu

PROFESSIONAL SUMMARY

Aspiring VLSI Engineer with hands-on experience in RTL design, Verilog HDL, and digital circuit design. Seeking to apply strong technical fundamentals and practical project experience in semiconductor product development.

EDUCATION

- B.E. Electronics and Communication Engineering | 2023 – 2027
  Government College of Engineering, Erode
  CGPA: 8.22 (upto semester 6)
- HSC (Class XII) | 2021 – 2023
  Christhu Jyothi Matric Hr. Sec. School, Erode
  Percentage : 90.6%

INTERNSHIP

RTL Design Internship – NIELIT Virtual Academy

Dec 2025 – Jan 2026 (6 Weeks)

- Developed RTL designs using Verilog; implemented a 16-bit Wallace Tree Multiplier.

VLSI Design and FPGA Implementation Internship – QMOS Technologies

Jun 2026 – Jul 2026 (4 Weeks)

- Trained in CMOS Technology, RTL Design, ASIC Design Flow, FPGA Implementation, and System Verilog.

PROJECT

Wallace Tree Multiplier (RTL Design)

- Designed and verified a 16-bit Wallace Tree Multiplier using Verilog HDL in Xilinx Vivado.

IoT-Based Smart Energy Usage Analyzer for Buildings

- Developed an ESP32-based system to monitor real-time energy consumption and analyze power usage.

CERTIFICATIONS

- RTL Design using Verilog HDL – NIELIT Virtual Academy
- VLSI for Beginners – NIELIT
- Digital Design with Verilog – NPTEL
- VLSI Design and FPGA Implementation – QMOS Technologies

TECHNICAL SKILLS

- **HDLs :** Verilog HDL, VHDL/SystemVerilog (Basic)
- **EDA Tools :** Xilinx Vivado, ModelSim, MATLAB
- **Core Areas :** Digital Electronics, RTL Design, CMOS Basics, FPGA, ASIC Design Flow